Home > Research > Étudiants/Post-docs > Hamza Rihani

Hamza Rihani

Many-Core Timing Analysis of Real-Time Systems

Thursday 1 December 2016

Years: 2014, 2015, 2016, 2017
Co-supervisor: Claire Maiza
Subject: Many-Core Timing Analysis of Real-Time Systems

Predictability is of paramount importance in real-time and safety-critical systems, where non-functional properties – such as the timing behavior – have high impact on the system’s correctness. As many safety-critical systems have a growing performance demand, classical architectures, such as single-cores, are not sufficient anymore. One increasingly popular solution is the use of multi-core systems, even in the real-time domain. Recent many-core architectures, such as the Kalray MPPA, were designed to take advantage of the performance benefits of a multi-core architecture while offering certain predictability. It is still hard, however, to predict the execution time due to interferences on shared resources (e.g., bus, memory, etc.). To tackle this challenge, Time Division Multiple Access (TDMA) buses are often advocated. In the first part of this thesis, we are interested in the timing analysis of accesses to shared resources in such environments. Our approach uses Satisfiability Modulo Theory (SMT) to encode the semantics and the execution time of the analyzed program. To estimate the delays of shared resource accesses, we propose an SMT model of a shared TDMA bus. An SMT-solver is used to find a solution that corresponds to the execution path with the maximal execution time. Using examples, we show how the worst-case execution time estimation is enhanced by combining the semantics and the shared bus analysis in SMT. In the second part, we introduce a response time analysis technique for Synchronous Data Flow programs. These are mapped to multiple parallel dependent tasks running on a compute cluster of the Kalray MPPA-256 many-core processor. The analysis we devise computes a set of response times and release dates that respect the constraints in the task dependency graph. We derive a mathematical model of the multi-level bus arbitration policy used by the MPPA. Further, we refine the analysis to account for (i) release dates and response times of co-runners, (ii) task execution models, (iii) use of memory banks, (iv) memory accesses pipelining. Further improvements to the precision of the analysis were achieved by considering only accesses that block the emitting core in the interference analysis. Our experimental evaluation focuses on randomly generated benchmarks and an avionics case study.

Publications HAL de Hamza,Rihani


Conference papers

Hamza Rihani, Matthieu Moy, Claire Maiza, Robert Davis, Sebastian Altmeyer. Response Time Analysis of Synchronous Data Flow Programs on a Many-Core Processor. RTNS, Nov 2016, Brest, France. 〈hal-01406145〉
Accès au texte intégral et bibtex
https://hal.archives-ouvertes.fr/hal-01406145/file/rtns16-conf.pdf BibTex
Hamza Rihani, Claire Maiza, Matthieu Moy. Efficient Execution of Dependent Tasks on Many-Core Processors. RTSOPS, Jul 2016, Toulouse, France. 〈hal-01406057〉
Accès au texte intégral et bibtex
https://hal.archives-ouvertes.fr/hal-01406057/file/rtsops2016.pdf BibTex


Conference papers

Hamza Rihani, Matthieu Moy, Claire Maiza, Sebastian Altmeyer. WCET analysis in shared resources real-time systems with TDMA buses. RTNS 2015, Nov 2015, Lille, France. RTNS: 23rd International Conference on Real-Time Networks and Systems, 2015, 23rd International Conference on Real-Time Networks and Systems. 〈http://rtns2015.lifl.fr/〉. 〈10.1145/2834848.2834871〉. 〈hal-01243244〉
Accès au texte intégral et bibtex
https://hal.archives-ouvertes.fr/hal-01243244/file/rtns-2015.pdf BibTex

Attached documents

Valid XHTML 1.0 Transitional
SPIP | | Site Map | Follow site activity RSS 2.0
Graphic design (c) styleshout under License Creative Commons Attribution 2.5 License