Habilitation à Diriger des Recherches High-level Models for Embedded Systems

Matthieu Moy

Verimag (Grenoble INP) Grenoble, France

March 13th 2014

Jury:


Gérard Berry	Professeur au Collège de France	Reviewer
Rolf Drechsler	Professor at TU Bremen, Germany	Reviewer
Marco Roveri	Senior Researcher, Fondazione Bruno Kessler, Italy	Reviewer
Samarjit Chakraborty	Professor at TU Muchen, Germany	Examiner
Benoît Dupont de Dinechin	Directeur Technique, Kalray, France	Examiner
Frédéric Pétrot	Professeur à Grenoble INP, France	Examiner

Matthieu Moy (Verimag)

High-level Models for Embedded Systems


March 13th 2014

Introduction	TLM	RTC	Abstract Interpretation	Conclusion
		About	Ме	




Matthieu Moy (Verimag)


High-level Models for Embedded Systems





Ensimag












Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014

< 2 / 51 >



What Are Processors For?






What Are Processors For?





Embedded systems






Source: http://skepchick.org/2013/03/planet-of-the-arthropods/

High-level Models for Embedded Systems


March 13th 2014 < 3 / 51 >



Source: http://skepchick.org/2013/03/planet-of-the-arthropods/

Prehistory: My Phone (2010)





Source: http://www.embeddedinsights.com/epd/samsung/samsung-s5pc110.php

Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13^{th} 2014 < 4 / 51 >

Another Typical Embedded System: my New Camera



Another Typical Embedded System: my New Camera







Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014

< 5 / 51 >

Another Typical Embedded System: my New Camera



Matthieu Moy (Verimag)

High-level Models for Embedded Systems

Introduction	TLM	RTC	Abstract Interpretation	Conclusion
Another	Typical E	mbedded	System: my Ne	w Camera
			Effe. [det: Xjew: Higtory Bookmark: Bols Jeho — Sigma USB Dock Sigma (a) (b) (c) (c) <	
wild (star final (star) final Car benefic final	(print	ef (7 (=s) *	Sigma USB Dock Micro TUNE, CUSTOMIZE, YOUR LENS Categories: Lens Miscellaneous • Update Lens Firmware • Customize: Autofocus, OS, Focu • Compatible with Global Vision L	s

High-level Models for Embedded Systems

March 13th 2014


< 5 / 51 >

Firmware A

Matthieu Moy (Verimag)



Modern Systems-on-a-Chip



Matthieu Moy (Verimag)


Introduction

High-level Models for Embedded Systems

March 13th 2014

< 6 / 51 >

Modern Systems-on-a-Chip



Issue 1: Functional Correctness





Issue 1: Functional Correctness








March 13th 2014

< 7 / 51 >

Issue 1: Functional Correctness



Issue 2: Early Software Development




Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014


< 8 / 51 >

Issue 2: Early Software Development






Issue 2: Early Software Development




Issue 2: Early Software Development




Matthieu Moy (Verimag)

High-level Models for Embedded Systems


Issue 2: Early Software Development




Issue 2: Early Software Development



Issue 2: Early Software Development



Issue 3: Timing



Issue 4: Power and Temperature



March 13th 2014

Issue 4: Power and Temperature







50-130 watt

Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014

Issue 4: Power and Temperature





50-130 watt

20-30 watt

March 13th 2014

Issue 4: Power and Temperature



20-30 watt


March 13th 2014

Issue 4: Power and Temperature



March 13th 2014


Issue 5: Simulation speed



Matthieu Moy (Verimag)

High-level Models for Embedded Systems


March 13th 2014



High-level Models for Embedded Systems

March 13th 2014

Models and Virtual Prototypes



Model/Prototype




Real system

Matthieu Moy (Verimag)


High-level Models for Embedded Systems

March 13th 2014




High-level Models for Embedded Systems

March 13th 2014




High-level Models for Embedded Systems


March 13th 2014




March 13th 2014




Combest






High-level Models for Embedded Systems

March 13th 2014




High-level Models for Embedded Systems

March 13th 2014




High-level Models for Embedded Systems

March 13th 2014



High-level Models for Embedded Systems

March 13th 2014



High-level Models for Embedded Systems

March 13th 2014

The Transaction Level Model (TLM): Principles and Objectives

A high level of abstraction, that appears early in the design-flow

The Transaction Level Model (TLM): Principles and Objectives

A high level of abstraction, that appears early in the design-flow

\approx 1000 Faster than low-level simulations (RTL)

Matthieu Moy (Verimag)

High-level Models for Embedded Systems

The Transaction Level Model (TLM): Principles and Objectives

A high level of abstraction, that appears early in the design-flow

\approx 1000 Faster than low-level simulations (RTL)

In production in the industry


Matthieu Moy (Verimag)


High-level Models for Embedded Systems

Content of a TLM Model

- Model what is needed for Software Execution:
 - Processors
 - Address-map
 - Concurrency
- ... and only that.
 - No micro-architecture
 - No bus protocol
 - No pipeline
 - No physical clock


▶ ...





Standard for TLM = SystemC (IEEE1666)


An Example TLM Model




Reference for Hardware Validation




Virtual Prototype for Software Development




Virtual Prototype for Software Development




Virtual Prototype for Software Development



Virtual Prototype for Software Development





Conclusion

Non-Functional Models

Timing, Power consumption, Temperature Estimation




March 13th 2014

Conclusion


Non-Functional Models

Timing, Power consumption, Temperature Estimation



Non-Functional Models


Timing, Power consumption, Temperature Estimation





Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014







Introduction	TLM	RTC	Abstract Interpretation	Conclusion
SystemC: Simple Example				
		A	B	
<pre>int sc_main (int, char **) { struct A : sc_module { /* Instanciate modules */ /* Connection to outside */</pre>				
A a("Alic B b("Bob"	e");		initiator_socket socket;	
			/* Behavior */	
<pre>/* Connect them together */</pre>			<pre>void thread() {</pre>	
<pre>a.socket.bind(b.socket);</pre>			<pre>do_stuff();</pre>	
			<pre>write(socket, addr, data);</pre>	;
<pre>/* and start simulation */</pre>			}	
sc_start();			
return 0;			SC_CTOR (A) {	

```
SC_CTOR(A) {
    SC_THREAD(thread);
  }
};
```

→ Compilable with any C++ compiler

Matthieu Moy (Verimag)

}

High-level Models for Embedded Systems

```
TLM
 Challenges and Solutions with SystemC Front-Ends
 1 C++ is complex (e.g. clang++ \approx 400,000 LOC)
 Architecture built at runtime, with C++ code
int sc main (int, char **) {
                                 struct A : sc module {
   /* Instanciate modules */
                                   /* Connection to outside */
  A a("Alice");
                                   initiator socket socket:
  B b("Bob");
                                   /* Behavior */
   /* Connect them together */
                                   void thread() {
   a.socket.bind(b.socket);
                                      do stuff();
                                      write(socket, addr, data);
   /* and start simulation */
                                    ł
   sc_start();
```

```
return 0;
```

ł

```
SC_CTOR(A) {
    SC_THREAD(thread);
```

Kevin Marquet Guillaume Sergent


March 13th 2014


< 24 / 51 >


High-level Models for Embedded Systems


};


```
TLM
  Challenges and Solutions with SystemC Front-Ends
  • C++ is complex (e.g. clang++ \approx 400,000 LOC)
     \rightarrow Write a C++ front-end or reuse one (g++, clang++, EDG, ...)
  Architecture built at runtime, with C++ code
     → Analyze elaboration phase or execute it
int sc main (int, char **) {
                                   struct A : sc module {
   /* Instanciate modules */
                                       /* Connection to outside */
   A a("Alice");
                                       initiator socket socket:
   B b("Bob");
                                       /* Behavior */
   /* Connect them together */
                                      void thread() {
   a.socket.bind(b.socket);
                                          do stuff();
                                          write(socket, addr, data);
   /* and start simulation */
                                       ł
   sc_start();
   return 0;
                                       SC CTOR (A) {
                                          SC THREAD (thread);
                                   1;
                                                          Guillaume Sergent
                                         Kevin Marguet
                                                        March 13th 2014
                                                                      < 24 / 51 >
    Matthieu Mov (Verimag)
                          High-level Models for Embedded Systems
```






















Simulation Parallelization



Simulation Parallelization



SystemC uses co-routine semantics (Sequential)

Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014

< 28 / 51 >

SystemC/TLM

- (1) Execution order imposed by SystemC
- (2) Race conditions (e.g. x++ on global variable)

SystemC/TLM

- (1) Execution order imposed by SystemC
- (2) Race conditions (e.g. x++ on global variable)


 \rightsquigarrow No efficient and automatic solution for SystemC/TLM

Problems and Solutions for Parallel Execution of SystemC/TLM

- (1) Execution order imposed by SystemC
- (2) Race conditions (e.g. x++ on global variable)


 \rightsquigarrow No efficient and automatic solution for SystemC/TLM


Our proposal = new constructs: Desynchronisation (1) / Synchronisation (2)





- Unmodified SystemC
- Computations delegated to external threads
- Weak synchronization between SystemC and tasks with duration


Matthieu Moy (Verimag)














during(15, SC_NS, h);






Process P: g(); wait(20, SC_NS); during(15, SC_NS, h);





Thread

Matthieu Moy (Verimag)





Thread


Matthieu Moy (Verimag)


March 13th 2014


< 32 / 51 >


















SC-DURING: Results












Introduction	TLM	RTC Abstr	act Interpretation	Conclusion
SystemC and Extra-Functional Solver Cosimulation				
ind print (Data Hoat) print (Data (Cr)) and a constant and a constant and (Cr) (Cr) (Cr) and (Cr) (Cr) print (Cr) (Cr) and (Cr) (SystemC	Power States	→ Power and Temperature Solver (ATMI, ACEplo	


< 35 / 51 >












Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014

< 37 / 51 >




Matthieu Moy (Verimag)


High-level Models for Embedded Systems


March 13th 2014

< 37 / 51 >












March 13th 2014







< 39 / 51 >




March 13th 2014



March 13th 2014






Introduction	TLM	RTC Abstrac	Interpretation	Conclusion		
Timed Automata Vs						
Abstract Interpretation and SMT-Solving						
		Large event counters	Large timing constants	J		
_	ed automata Uppaal)					
SMT solving						
	Abstract erpretation					


ac2lus: use Lustre tools to analyze MPA components (Nbac = abstract interpretation, Kind = SMT solving)


Matthieu Moy (Verimag)

The Causality Problem



The Causality Problem





0

2 3

High-level Models for Embedded Systems


7

8 9 10 11


5 6

Λ

March 13th 2014



March 13th 2014




Implicit constraint: maximal procrastination = 2 days

Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014




Causality closure = compute the implicit constraint automatically

Matthieu Moy (Verimag)


High-level Models for Embedded Systems

March 13th 2014



High-level Models for Embedded Systems

March 13th 2014



High-level Models for Embedded Systems

March 13th 2014


Abstract Interpretation and PAGAI


```
$ pagai -i test.c
void f() {
        int x = 0, y = 1;
        /* invariant:
           y = x + 1
           y <= 102
           y >= 1
         */
        while (x <= 100) {
                 x++;
                 v++;
         }
```




Introduction	TLM	RTC	Abstract Interpretation	Conclusion


Abstract Interpretation with PAGAI [Cousot & Cousot]







March 13th 2014








March 13th 2014




High-level Models for Embedded Systems


March 13th 2014



March 13th 2014





March 13th 2014




High-level Models for Embedded Systems

March 13th 2014








High-level Models for Embedded Systems


PAGAI: Results

Tested on real programs

			Time (in seconds)				
Name	kLOC	loops	S	G	PF	С	DIS
a2ps	55	2012	23	74	34	115	162
gawk	59	902	15	46	12	40	50
gnuchess	38	1222	50	220	81	312	351
gnugo	83	2801	77	159	92	766	1493
grep	35	820	41	85	22	65	122
gzip	27	494	22	268	91	303	230
lapack	954	16422	294	3740	3773	8159	10351
make	34	993	67	108	53	109	257
tar	73	1712	37	218	115	253	396


Improves discovered invariants





High-level Models for Embedded Systems

March 13th 2014



March 13th 2014

Introduction	TLM	RTC	Abstract Interpretatio	n Conclusion			
Summary							
Issue 1: Function	And Correctness	Issue 2: Early Software		In USE OF THE TANK OF THE THE OF THE			

Issue 5: Simulation speed

П

Integration

Matthieu Moy (Verimag)

Issue 4: Power and Temperature

50-130 watt

20 watt

20-30 watt

4

CALANT!

< 1 watt

High-level Models for Embedded Systems

March 13th 2014

THE AUTHOR OF THE WINDOWS FILE COPY DIALOG VISITS SOME FRIENDS

Issue 6: Model Faithfulness

model

Extra behaviors

of the model

(A)

March 12th 2014

Unmodeled

behaviors (B)

March 13th 2014 < 12 / 51 >

actual

Exactly modeled behaviors

(C)




SC-DURING, ac2lus, ... **open** source Papers 15 international conferences, 9 workshops, 1 book chapter, 1 journal.

Trained students

- Completed: 1 Ph.D, 5 research master, 6 post-docs, 20 short internships
- Ongoing: 2 Ph.D, 2 research master, 3 short internships




Ensimag course on SystemC/TLM



(Slide from Laurent Maillet-Contoz)

Bonus: geographic proximity






- Scientific context
- · Applicative context

Suitable environment:

- Shared motivation
- Understanding and respect of each party's constraints
- Legal framework
- Bonus: geographic proximity



A research subject covering shared interests




(Slide from Laurent Maillet-Contoz)


A common ground

- Scientific context
- Applicative context

Suitable environment:

- Shared motivation
- Understanding and respect of each party's constraints
- Legal framework
- Bonus: geographic proximity





Bonus: geographic proximity

Condition for Success of a Lab/Industry Elements of solution that Cooperation

Next cooperation theme

Concrete works to progress at each party's own rythm and enrich the landscape (not everything will succeed)

- A common ground
- Scientific context
- · Applicative context

Suitable environment:


- Shared motivation
- Understanding and respect of each party's constraints
- Legal framework
- Bonus: geographic proximity

Periodic exchanges and in-depth discussions In the long-term

enrich both parties


A research subject covering shared interests






High-level Models for Embedded Systems

March 13th 2014



High-level Models for Embedded Systems

March 13th 2014



High-level Models for Embedded Systems

March 13th 2014

Giovanni Funchal $2007 \rightarrow 2011$ CIFRE STMicroelectronics co-supervised with Florence Maraninchi Julien Henry $2011 \rightarrow$ present co-supervised with David Monniaux Swadhin Mangaraj $2013 \rightarrow$ present OpenES european project

Introduction

TLM

RTC

Sources



http://en.wikipedia.org/wiki/File:Diopsis.jpg (Peter John Bishop, CC Attribution-Share Alike 3.0 Unported)



http://www.fotopedia.com/items/flickr-367843750 (oskay@fotopedia, CC Attribution 2.0 Generic)



http://www.flickr.com/photos/artbystevejohnson/4654013143/ (Steve Johnson, CC Attribution 2.0 Generic)



http://xkcd.com/612/ (Randall Munroe, CC Attribution 2.0 Generic)



http://uk.wikipedia.org/wiki/%D0%A4%D0%B0%D0%B9%D0%BB:Soldering_iron_%28UK_Plug%29. jpg (commout.CC Attribution Share-Alike 2.0 Generic) Introduction

Sources



http://commons.wikimedia.org/wiki/File:Intel_Core_I7-920_Boxed_-_15.JPG
(Alan Lorenzo, CC Attribution-Share Alike 3.0 Unported)



http://commons.wikimedia.org/wiki/File:Choc_cake_ill_01.svg (Kilom691, CC Attribution-Share Alike 3.0 Unported)



http://en.wikipedia.org/wiki/File:Singapore_Airlines_A380_9V-SKH.jpg
(Simon_sees, CC Attribution 2.0 Generic)



http://opensource.org/logo-usage-guidelines (OSI, Creative Commons Attribution 3.0 License)

+ Open Clip Art public domain pictures

Matthieu Moy (Verimag)

High-level Models for Embedded Systems

March 13th 2014